Студопедия
Случайная страница | ТОМ-1 | ТОМ-2 | ТОМ-3
АвтомобилиАстрономияБиологияГеографияДом и садДругие языкиДругоеИнформатика
ИсторияКультураЛитератураЛогикаМатематикаМедицинаМеталлургияМеханика
ОбразованиеОхрана трудаПедагогикаПолитикаПравоПсихологияРелигияРиторика
СоциологияСпортСтроительствоТехнологияТуризмФизикаФилософияФинансы
ХимияЧерчениеЭкологияЭкономикаЭлектроника

Signal names

Читайте также:
  1. B) Suggest the methods of translation into Ukrainian of the names of English and foreign companies in the sentences below.
  2. CONVEYING THE NAMES OF COMPANIES, CORPORATIONS, FIRMS
  3. Exercise 1.1. Proper names
  4. Exercise XII. Translating the texts into English, define the possible ways of conveying internationalisms and proper names in them.
  5. Introduction Geographical Names
  6. METHODS AND WAYS OF TRANSLATING VARIOUS PROPER NAMES
  7. Proper names

Local Bus mode independent interface 11-9 Multiplexed Bus mode interface 11-12

Non-Multiplexed Bus mode interface 11-15 PCI system bus interface 11-7–11-8

power and ground 11-4

serial EEPROM interface 11-5 test and debug 11-6

signaling 1-4, 1-5

signals 2-3

synchronous 12-3, 12-4

silicon revision ID 1-4, 10-5 Single Cycle mode 2-9 SMARTarget Technology 1-1, 1-3

See Also PCI Target soft reset 7-1, 7-2 software

connection control 8-2

development 1-1

Hot Swap system 8-3 PCI 4-5

reset 3-1, 10-35

spaces 1-3, 2-10, 3-3, 4-1, 4-4, 4-7

local address space bus region descriptor registers 10-21–10-27

local address space local base address registers 10-19– 10-20

local address space range registers 10-16–10-17 PCI base address registers 10-8–10-9

register address mapping 10-2, 10-3

spare pins (µBGA) 11-4, 13-6

Specifications

See electrical specifications, or general electrical specifications

states, basic bus 2-3

stepping 10-4

STOP# 11-8, 13-3, 13-6

strobe 11-14, 11-17

strobe timing, programmable read and write 1-1, 2-6, 10-22–10-30

subsystem ID and subsystem vendor ID 3-1, 10-10

System reconfiguration

See configuration


 

 


 

T

Target Abort

2-1, 10-5

target interface chip 1-3

TCK 11-2, 11-6, 11-18, 13-3, 13-6

TDI 11-2, 11-6, 11-18, 13-3, 13-6

TDO 11-6, 11-18, 13-3, 13-6

TEST 11-1, 11-6, 13-3, 13-6

test pins 11-6, 11-18

Thermal resistance12-1 timer, retry delay4-4 timing diagrams

arbitration 2-6, 4-9

chip select 4-12, 4-16, 5-3–5-4

configuration initialization 3-9–3-10, 4-14–4-15

general purpose I/O 4-11, 6-5

interrupts 4-10, 6-4

PCI Target, Multiplexed mode 4-16–4-31

PCI Target, Non-Multiplexed mode 4-16–4-26, 4-32–4-45

serial EEPROM initialization 3-8, 4-13

timing, strobe programmable read and write 1-1

TMS 11-2, 11-6, 11-18, 13-3, 13-6

transfer, unaligned 4-39

TRDY# 2-1, 4-4, 11-8, 13-3, 13-6

TRST# 11-2, 11-6, 11-18, 13-3, 13-6

215 PCI Clock timeout 4-2, 10-34

U

User I/O 4-11, 6-5

V

VDD 11-1, 11-4, 12-1, 12-2, 13-3, 13-6

vendor ID 1-4, 3-1, 3-3, 9-1, 10-4

VI/O 11-4, 13-3, 13-6

VIO 8-1

Vital Product Data (VPD) 1-3, 1-5, 3-1, 3-6, 3-7, 9-1–

9-2, 10-1

registers 10-1, 10-2, 10-15 serial EEPROM

accesses 10-33

values programmed with 3-2

voltage, precharge bias 8-1, 8-2, 12-2 bus interface pins 11-7–11-8

test and debug pins 11-6

VPD

See Vital Product Data

VSS 11-2, 11-4, 13-3, 13-6


 

Target Abort

to zero wait states

 

W

wait states 2-5–2-8, 2-10, 4-1, 11-14

counter 11-17

cycle control 10-4

external 4-41

generation 1-5, 4-1, 4-4, 11-12, 11-15

internal 4-1, 4-35, 10-21–10-29, 11-9

PCI Bus 2-1

programmable 1-3, 1-5

timing diagrams 4-19–4-20, 4-34–4-35, 4-41

WAITo# 11-9

zero 1-3

WAITo# 2-5, 11-3, 11-9, 13-3, 13-6

width control, SMARTarget 1-1

WR# 2-5, 10-22–10-30, 11-14, 11-17, 13-3, 13-6

write 2-1

accesses 3-7

cycles 9-1

FIFOs 1-3, 1-5, 2-10, 4-1

flush pending 4-2

Local Bus accesses 2-10

PCI Configuration timing diagrams 3-9, 4-14

PCI memory timing diagrams 3-10, 4-15 PCI power management 7-1

PCI Power mode example 7-3 PCI Target 1-3, 1-5, 4-4, 4-8

posted memory (PMW) 1-3 random read and write 9-2 registers 10-4–10-37

serial EEPROM 3-1, 3-2, 9-2

strobe timing local bus, programmable 1-1 timing diagrams See timing diagrams 4-44 VPD 9-1–9-2

wake-up request example 7-3

write cycle hold 2-6, 10-22–10-30

write strobe delay 1-1, 2-6, 10-22–10-30, 11-14, 11-17

Z


Дата добавления: 2015-07-10; просмотров: 98 | Нарушение авторских прав


Читайте в этой же книге: Table 13-4. Symbol Definitions—µBGA Package | Figure 13-5. 180-Pin µBGA PCB Layout Suggested Land Pattern | A B C D E F G H J K L M N P | Address | Embedded | Local Address | Local chip selects | PCI Target | Pins, Debug and Test | Programmable |
<== предыдущая страница | следующая страница ==>
Reconfiguration, system| ДЕКОРАТИВНО-ПРИКЛАДНОЕ ИСКУССТВО И НАРОДНЫЕ ПРОМЫСЛЫ

mybiblioteka.su - 2015-2024 год. (0.007 сек.)